Lead C++ Software Engineer - Palladium Emulation Platform
In short. Lead C++ Software Engineer - Palladium Emulation Platform at Cadence Design Systems: a full-time lead or staff-level role, on-site in San Jose, CA. Posted salary: $119K – $221K. Asks for 2+ years of experience. Skills mentioned: C++, Linux, Distributed systems, C. Posted Nov 2, 2026, checked on the employer's site 16 min ago.
- Early applicant
- Salary listed
Opens Cadence Design Systems's own application page. No sign-up on Sudo Get Job.
Summary
The Cadence Palladium Platform is world most scalable emulation system that verifies most of the latest design innovations in electronics worldwide. We are looking for a talented engineer to join our team and contribute to the world’s fastest emulator compiler development.
Quoted from Cadence Design Systems's description, not rewritten.
Skills mentioned
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Cadence Palladium Platform is world most scalable emulation system that verifies most of the latest design innovations in electronics worldwide. We are looking for a talented engineer to join our team and contribute to the world’s fastest emulator compiler development. You’ll have a great opportunity to make a difference by applying your creativity and problem-solving skills, learn and/or apply multi-threading/distributed computing to solve large scale compile problems such logic optimization, partitioning and scheduling.
The job is located in the heart of Silicon Valley, San Jose, CA.
Strong understanding of software data structure and algorithms and proficiency in C/C++ are basic job requirements.
Requirements
- MS. With 2 year experience or Ph.D in engineering, computer science or related field.
- Strong understanding of data structures, algorithms and databases.
- Demonstrated proficiency in C++, gdb debugging, and general software development skills
- Familiarity with Linux/Unix development.
- Exposure to build and version-control systems.
- Coursework in Hardware Descript Language, such as Verilog, SystemVerilog, VHDL.
- Exposure to electronic design platforms.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Opens Cadence Design Systems's own application page. No sign-up on Sudo Get Job.
